



64GFC PCS/FEC Architecture Proposal for FC-FS-5

T11-2016-314v7

Adrian Butter



GLOBALFOUNDRIES®




Supporters

- Scott Kipp (Brocade)
- Anil Mehta (Brocade)
- Jeff Slavick (Broadcom Ltd)
- Raul Oteyza (Cavium, Inc)
- Dean Wallace (Cavium, Inc)




Introduction

- Over the last year, IEEE has taken steps towards 50G single-lane, 100G dual-lane and 200G quad-lane standardization
 - First “Flash mob” in May 2015
 - CFI in Nov 2015
 - First Study Group meeting in Jan 2016
 - First Task Force (P802.3cd) meeting in May 2016
- P802.3cd is currently establishing technical baselines for a 50/100/200G standard
 - Complete set of technical baselines scheduled to be available in Sept 2016
- P802.3cd Task Force approved PCS/FEC technical baseline at July 2016 meeting
- The intent of this presentation is two-fold:
 - Propose an architecture for 64GFC based on the existing 32GFC and 128GFC standards, with updates reflecting the PCS/FEC technical baseline adopted by P802.3cd
 - Highlight the differences between the 64GFC PCS/FEC and 32GFC PCS/FEC as documented in FC-FS-4
- Updated slides from 16-314v6 denoted by 
 - Remove 10-Bit Symbol Distribution & Bit Multiplexing operations:
 - Ethernet use case (50GAUI-2 / LAUI-2 extension interface) not applicable to Fibre Channel
 - Removal does not negatively effect clock content or baseline wander (see T11-2017-00094-v1)
 - Buys back about 0.5 dB margin...

32GFC Architecture – Tx Processing

FC-FS-4 Figure 28:






Proposed 64GFC Architecture – Tx Processing

SH_n = Synchronization Header “n” according to figure 10

STWB_n = Scrambled Transmission Word Body “n” according to figure 10; n = 0 (i.e., earliest word) to 3 (i.e., latest word)






Proposed 64GFC Architecture – Tx Processing

Proposed changes from 32GFC to 64GFC appear in **RED**; Supporting comments in **BLUE**...


SH_n = Synchronization Header “n” according to figure 10

STWB_n = Scrambled Transmission Word Body “n” according to figure 10; n = 0 (i.e., earliest word) to 3 (i.e., latest word)



Update for AM support:
Use 128GFC Clause 5.6.2.1...

Tx_xcoded = Transcoded Transmission Word (see **5.4.2.5.6.2.1**)




Based on 802.3cd for 50GE:
Format is TBD
128GFC Clause 5.6.2.2 with updates

Transmit Order: 0 to 256




Transmit Order: 0 to 256



Same as 802.3bj-2014 91.5.2.7 for RS(544,514)

160 more parity bits vs FC-FS-4


Transmit Order: 0 to 5439



M_{xxx} = 10-bit RS encoded Message symbol “xxx”

P_{yy} = 10-bit RS Parity symbol “yy”

Remove for AM support:
Consistent with 128GFC...



Transmit Order: 0 to 5439



Same as 802.3bj-2014 94.2.2.5



Transmit Order: 0 to 2719 PAM4 Symbols



Transmit Order: 0 to 2719 PAM4 Symbols

Same as 802.3bj-2014 94.2.2.6 without termination bits
Mandatory to implement on Tx:

Rx decision to enable/disable during link initialization...




32GFC Architecture – Rx Processing

FC-FS-4 Figure 29:

rx_coded_n = Received 66 bit Transmission word (see 5.4.7)

SH_n = Synchronization Header n according to figure 10

TWB_n = Scrambled Transmission Word Body n according to figure 10; n = 0 (i.e., earliest word) to n = 3 (i.e., latest word)








Proposed 64GFC Architecture – Rx Processing

rx_coded_n = Received 66-bit Transmission Word (see 5.4.7)

SH_n = Synchronization Header “n” according to figure 10


STWB_n = Scrambled Transmission Word Body “n” according to figure 10; n = 0 (i.e., earliest word) to 3 (i.e., latest word)




Receive Order: 0 to 256





Receive Order: 0 to 256



Receive Order: 0 to 5439




Receive Order: 0 to 5439



Receive Order: 0 to 2719 PAM4 Symbols

Receive Order: 0 to 2719 PAM4 Symbols







Proposed 64GFC Architecture – Rx Processing

Proposed changes from 32GFC to 64GFC appear in **RED**; Supporting comments in **BLUE**...


rx_coded_n = Received 66-bit Transmission Word (see 5.4.7)

SH_n = Synchronization Header "n" according to figure 10

STWB_n = Scrambled Transmission Word Body "n" according to figure 10; n = 0 (i.e., earliest word) to 3 (i.e., latest word)





Update for AM support:
Use 128GFC Clause 5.6.2.10...



Receive Order: 0 to 256

Consistent with 128GFC Clause 5.6.2.9



Receive Order: 0 to 5439



128GFC Clause 5.6.2.6 with updates




Receive Order: 0 to 2719 PAM4 Symbols



Mandatory to implement on Rx:
System decision to enable/disable during link initialization...



Receive Order: 0 to 2719 PAM4 Symbols





32GFC to 64GFC Update Summary

64GFC Update	Rationale	Changes from 32GFC
Include Alignment Marker	<ol style="list-style-type: none">1) Improves Rx lock time: For 25GE, 300 usec vs 500 usec => 1.7x reduction2) Commonality with 50GE (P802.3cd)3) Supports reuse of 802.3 work	<ol style="list-style-type: none">1) Add Tx AM Insertion2) Add Rx Alignment Lock3) Add Rx AM Removal4) Remove Tx Scrambler & Rx Descrambler5) Update Tx & Rx 64B/66B to 256B/257B Transcoder
Include Stronger FEC	Current 32GFC RS(528,514) FEC is insufficient to meet the FC-PI-7 BER objective	<ol style="list-style-type: none">1) Replace RS(528,514) coder with RS(544,514) coder
Include Bit Multiplexing of 10-Bit Symbols	<ol style="list-style-type: none">1) Aligns with 50GE (P802.3cd)2) Supports reuse of P802.3cd baseline wander & clock content analyses	<ol style="list-style-type: none">1) Add Tx 10-bit Symbol Distribution & Rx 10-bit Symbol Multiplexing2) Add Tx Bit Multiplexing & Rx Bit Distribution
Include PAM-4 Signaling	Aligns with 400GE (P802.3bs) & adopted as the technical baseline for 50GE (P802.3cd)	<ol style="list-style-type: none">1) Add Tx Gray Mapping2) Add Rx Inverse Gray Mapping
Include Precoding	<ol style="list-style-type: none">1) Improves performance of links susceptible to burst errors caused by large DFE tap weights2) Low complexity to implement: Estimated at <500 logic gates3) Adopted as an implementation requirement for 50GE (P802.3cd)	<ol style="list-style-type: none">1) Add Tx Precoding2) Add Rx Inverse Precoding













64GFC Transmit Bit Ordering Diagram

SH_n = Synchronization Header "n" according to figure 10

STWB_n = Scrambled Transmission Word Body "n" according to figure 10; n = 0 (i.e., earliest word) to 3 (i.e., latest word)



↓ Tx_xcoded = Transcoded Transmission Word (see 5.6.2.1)








64GFC Receive Bit Ordering Diagram

rx_coded_n = Received 66-bit Transmission Word (see 5.4.7)

SH_n = Synchronization Header "n" according to figure 10


STWB_n = Scrambled Transmission Word Body "n" according to figure 10; n = 0 (i.e., earliest word) to 3 (i.e., latest word)




Receive Order: 0 to 256




Receive Order: 0 to 256



Receive Order: 0 to 5439




Receive Order: 0 to 5439



Receive Order: 0 to 2719 PAM4 Symbols

Receive Order: 0 to 2719 PAM4 Symbols



Thank you!



GLOBALFOUNDRIES®

